

cExpress-MTL

COM Express COM.0 R3.1 Type 6 Compact size Module based on Intel® Core™ Ultra Processors



Features

- Intel Core Ultra processor, Intel XºLPG GFX integration and up to 8 Xº-Cores Up to 64GB DDR5 at 5600MT/s, in-band ECC/non-ECC
- New integrated NPU for dedicated AI acceleration
- All PCIe signals upgraded to Gen4
- 2.5GbE Ethernet, with optional TSN

- SoC power reduction
- 2x USB4 support (BOM option)

Specifications

Core System	SoC	Intel® Core™ Ultra processors (formerly Meteor Lake-U/H)					
		Processor	Frequency	Cache	TDP	CPU/GPU Cores	
		Ultra 7 MS3 165H	1.4(5.0)GHz	24MB	28W	14C/8X ^e	
		Ultra 7 T4 155H	1.4(4.8)GHz	24MB	28W	14C/8X ^e	
		Ultra 5 MS1 135H	1.7(4.6)GHz	18MB	28W	12C/8X ^e	
		Ultra 5 T3 125H	1.2(4.9)GHz	18MB	28W	12C/7X ^e	
		Ultra 7 MS3 165U	1.7(4.9)GHz	12MB	15W	10C/4X ^e	
		Ultra 7 T4 155U	1.7(4.8)GHz	12MB	15W	10C/4X ^e	
		Ultra 5 MS1 135U	1.6(4.4)GHz	12MB	15W	10C/4X ^e	
		Ultra 5 T3 125U	1.3(4.3)GHz	12MB	15W	10C/4X ^e	
		Note: For certain processor or memory capacity SKUs not listed, please contact our ADLINK representative. Supports: Intel® VT (including VT-x, VT-d, VT-x with Extended Page Tables), Intel® HT Technology, Intel® SSE4.2, Intel® 64 Architecture, Intel® Turbo Boost Technology 3.0, Intel® AVX512-VNNI, Intel® TXT, Execute Disable Bit, Intel® Data Protection Technology with Intel® Secure Key, Intel® AES-NI Note: Availability of features may vary between processor SKUs.					
	Memory	Up to 64GB DDR5, in-band ECC/non-ECC in two SO-DIMM, max. 5600MT/s					
	Embedded BIOS	AMI UEFI with CMOS backup in 32 or 16MB (TBC) SPI BIOS with Intel® AMT 12.x suppor					
	Cache	See above					
	Expansion Buses	Up to 8 PCIe x1 Gen4 lanes (AB): Lanes $0/1/2/3$ and Lanes $4/5/6/7$ (configurable to $4 \times 2 \times 2$, 1×4 , 2×1 + 1×2 , 1×2 + 2×1 , lanes $6/7$ by option)					
	SEMA Board Controller	Supports: Voltage/current monitoring, power sequence debug support, AT/ATX mode control, logistics and forensic information, general purpose I ² C, UART, GPIO, watchdotimer, fan control					
	Debug Headers	30-pin multipurpose providing BIOS POS testpoints, debug LE	Γ code LED, SEMA			-x86 debug module ess, SPI BIOS flashing, pov	
	Management Bus	I2C, SMBus					

Specifications

Video	GPU Feature Support	Intel® Xe LPG, HW AV1 encode/decode, DX12.1, OpenGL4.6, H.265 (HEVC) 8- bit		
		codec, OneAPI		
	Digital Display Interface	3x DDI (DP 1.4/HDMI 2.0b, VGA build option)		
	LVDS	1x LVSD (or eDP1.4b)		
	USB	2x USB4 in place of DDI 1/2, supports DP 2.1 by DP alternative mode, Thunderbo 4 capable (requires BIOS code mod., by project basis)		
Audio	Chipset	Integrated on SoC		
	Codec	On carrier Express-BASE6 (ALC886 standard support)		
Ethernet	Intel® MAC/PHY	Intel [®] Ethernet Connection I226 series (I226-IT/V supports TSN by build option)		
	Interface	2.5GbE and 1000/100/10 Mbit/s Ethernet connection GbE0_SDP if TSN support enabled (TBC)		
Multi I/O and	USB	2x USB 3.2/2.0/1.1, 2x USB 3.2 (BOM option), 6x USB 2.0/1.1		
Storage	SATA	2x SATA 6Gb/s (SATA 0-1)		
	Serial	2x UART with console redirection		
	GPIO	GPIO: 8 xGPIO from EC (GPI with interrupt)		
	On-board Storage	NVMe SSD in place of PEG lanes 12-16 (build option, project basis)		
	eMMC (optional)	eMMC 5.1 EAPI/SEMA, Backup BIOS, Debug/JTAG		
Super I/O	Supported on carrier if needed (standard support W83627DHG-P, other Super I/O supported by project			
TPM	Chipset	Infineon		
	Туре	TPM 2.0 (SPI based)		
Power	Standard Input	ATX: 12V±5% / 5Vsb±5%; or AT:12V±5%		
	Management	ACPI 5.0 compliant, Smart Battery support		
	Power States	C1-C6, S0, S1, S3, S4, S5 , S5 ECO mode (Wake on USB S3/S4, WOL S3/S4/S5)		
	ECO Mode	Supports deep S5 mode for power saving		
Mechanical and	Form Factor	PICMG COM.0: Rev 3.1 Type 6		
Environmental	Dimension	Compact size: 95 mm x 95 mm		
	Operating Temperature	Standard: 0°C to 60°C Extreme Rugged: -40°C to 85°C (TBC)		
	Humidity	5-90% RH operating, non-condensing 5-95% RH storage (and operating with conformal coating)		
	Shock and Vibration	IEC 60068-2-64 and IEC-60068-2-27 MIL-STD-202F, Method 213B, Table 213-I, Condition A and Method 214A, Table 214-I, Condition D (TBC)		
	HALT	Thermal Stress, Vibration Stress, Thermal Shock and Combined Test		
Operating Systems	Standard Support	Windows 10 Enterprise LTSC 2021, Yocto Linux 64-bit, VxWorks 64-bit (TBC), Ubuntu (TBC)		

Ordering Information

Module	
cExpress-MTL-H-Ultra7-MS3	Compact COM Express Type 6 module with Meteor Lake-H Ultra7-MS3 14 core, Intel 8 core Xe LPG GPU
cExpress-MTL-H-Ultra7-T4	Compact COM Express Type 6 module with Meteor Lake-H Ultra7-T4 14 core, Intel 8 core Xe LPG GPU
cExpress-MTL-U-Ultra5-MS1	Compact COM Express Type 6 module with Meteor Lake-U Ultra5-MS1 12 core, Intel 8 core Xe LPG GPU
cExpress-MTL-U-Ultra5-T3	Compact COM Express Type 6 module with Meteor Lake-U Ultra5-T3 12 core, Intel 7 core Xe LPG GPU
Note: For certain processor or mem-	ory capacity SKUs not listed, please contact our ADLINK representative.

Accessories

Heat Spreaders		
HTS-cMTL-B Heatspreader for cExpress-MTL with threaded standoffs for bottom mounting		
HTS-cMTL-BT	Heatspreader for cExpress-MTL with through-hole standoffs for top mounting	
Passive Heatsinks		
THS-cMTL-B Low-profile Heatsink for cExpress-MTL with threaded standoffs for bottom mounting		
THS-cMTL-BT	S-cMTL-BT Low-profile Heatsink for cExpress-MTL with through-hole standoffs for top mounting	
THSH-cMTL-B	SH-cMTL-B High-profile Heatsink for cExpress-MTL with threaded standoffs for bottom mounting	
Active Heatsinks		
THSF-cMTL-B High-profile Heatsink with Fan for cExpress-MTL with threaded standoffs for be		

Block diagram

